A Low-power 16-bit Multiplier-Accumulator using Series-regulated Mixed Swing Techniques

نویسندگان

  • Ram K. Krishnamurthy
  • Herman Schmit
  • L. Richard Carley
چکیده

This paper describes an on-chip series-regulated mixed swing methodology with sleep-mode control for lowering the power consumption of high-performance DSP multiplier-accumulator (MAC) circuits. A 16*16+36-bit Overlapped bit-pair Booth recoded, Wallace tree MAC is fabricated in a commercial 0.5μm CMOS process in the proposed series-regulated methodology and conventional static CMOS. Up to 2.55X reduction in energy/operation is measured over static CMOS, while offering a simultaneous 1.8X improvement in low-voltage manufacturability. At the maximum clock frequency of 67MHz, the proposed approach consumes a total MAC power of 16.6mW in active mode and 152.5nW in standby mode. Measured peak-peak power/ground bounce is under 8% of the regulated low-swing voltage. Experimental results from comparisons in three additional (0.35μm, 0.25μm, 0.16μm) CMOS and fully-depleted SOI processes are also presented to demonstrate improved savings over static CMOS with process scaling. 1.0 Introduction

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fpga Based Implementation of 16-bit Multiplier- Accumulator Using Radix2 Modified Booth Algorithm and Spst Adder Using Verilog

In this paper, we proposed a new architecture of multiplier-and-accumulator (MAC) for high-speed arithmetic and low power. Multiplication occurs frequently in finite impulse response filters, fast Fourier transforms, discrete cosine transforms, convolution, and other important DSP and multimedia kernels. The objective of a good multiplier and accumulator (MAC) is to provide a physically compact...

متن کامل

Well-Structured Modified Booth Multiplier and Its Application to Reconfigurable MAC Design

This paper presents a well-structured modified Booth encoding (MBE) multiplier which is applied in the design of a reconfigurable multiply-accumulator (MAC) core. The multiplier adopts an improved Booth encoder and selector to achieve an extra-row-removal and uses a hybrid approach in the two’s complementation circuit to reduce the area and improve the speed. The multiplier is used to form a 32...

متن کامل

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application

Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...

متن کامل

A Novel Approach for High Speed and Low Power 4-Bit Multiplier

A circuit design for a new high speed and Low Power 4-bit Braun Multiplier is presented. The multiplier is implemented by using different power reduction techniques. To design a multiplier it is necessary to design an AND gate and Full Adder circuit using the power reduction techniques is presented. The design uses CMOS digital circuits in order to reduce the power dissipation while maintaining...

متن کامل

Embedded Dynamic Memory and Charge-Mode Logic for Parallel Array Processing

We present a mixed-signal distributed VLSI architecture for massively parallel array processing, with fine-grain embedded memory. The three-transistor processing element in the array combines a charge injection device (CID) binary multiplier and analog accumulator with embedded dynamic random-access memory (DRAM). A prototype 512 128 vector-matrix multiplier on a single 3 mm 3 mm chip fabricate...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998